Thanks to new field of applications, like high speed/high-pole drives with high rated fundamental frequency or multilevel converters powering medium or high voltage drive systems, optimized PWM techniques became again a hot topic of research interest. The current paper introduces an optimized PWM technique for three-level inverter, which can be applied to supply high speed drives at low pulse ratio. The optimization is done for the lowest loss-factor, which is proportional to the square of rms value of current harmonics. The performance of the optimal PWM technique is demonstrated by simulation and experimental tests by using a NPC type inverter.
I. INTRODUCTION
Nowadays increasing attention has been paid to high speed induction and permanent magnet sychronous machines (PMSMs) [1] , [2] , [3] , [4] , [5] . The high rated fundamental frequency f 1 (from few hundred up to thousand Hz) and the limited carrier (switching) frequency f c (≤ 15−25 kHz) result in low m f = f c /f 1 frequency ratios (usually m f < 21). The low frequency ratios using two-level votlage source inverter (2L-VSI) result in a far more unfavorable stator voltage, flux and current harmonic spectra. Furthermore, the inductance of high speed machine is designed to be small compared to ordinary motors. This can result in high ripple of the current flowing through the motor, which can increase the losses significantly [4] .
It should be noted that, the problems mentioned previously with the high speed drives also can occur in high-pole count motors, used for example in hybrid or electric vehicles. The mechanical speed of these motors is a few thousand rpm, but thanks to the high-pole count, the f 1 synchronous frequency should be very high (higher than 1 kHz).
In very high power drive systems, the thermal limitation of semiconductor devices also restricts the switching frequency to a few hundred Hz resulting also a very low m f frequency ratio even at standard (50−60 Hz) f 1 fundamental frequencies.
A good solution for the problems caused by low frequency ratio is to apply multilevel inverter topology. The most popular multilevel topologies are diode-clamped or neutral-pointclamped (NPC), capacitor-clamped or flying capacitor (FC) and cascaded H-bridge converters (CHB) [6] , [7] . In the literature many modulation techniques have been introduced to control multilevel topologies. Most commonly carrier based Pulse Width Modulation (PWM) or Space Vector Modulation (SVM) techniques are used thanks to their high performance, simplicity, fixed switching frequency and easy digital implementation. Paper [8] introduces a SVM technique which simplifies the detection of the nearest voltage vectors. A simplified PWM technique for three-level NPC inverter is proposed in [9] to balance DC link voltages.
Instead of applying carrier based or SVM techniques, programmed modulation strategies can be used as well to control multilevel VSIs. In this case the overall approach to define the switching times is based on the minimization of a suitable objective function which typically represents system losses [10] . This technique became known as Synchronous Optimal Pulsewidth modulation (SOP), sometimes also referred as Optimized Pulse Pattern [11] . Applying optimal PWM techniques for ac drive systems has been investigated since the seventies of the last century [12] , [13] , [14] . At the same time, the interest on optimized PWM technique was virtually lost in the last two decades thanks to the evolution of faster power semiconductor devices enabling high switching frequencies [11] . Thanks to the new applications, like high speed/frequency drives or multilevel converters powering medium or high voltage systems, the optimized PWM techniques became again a hot topic of research interest [2] , [7] , [11] , [15] , [16] , [17] , [18] , [19] . Paper [11] introduces a novel formulation for the problem of optimizing the modulation pattern of multilevel converters. An optimized PWM technique for three-level NPC inverter to minimize torque ripples of induction machine is introduced in [16] . Paper [17] presents a SOP method with practical implementation issues for modular multilevel converters. A generalized method for optimization for low switching frequency is proposed in [18] , where the so-called distortion factor is minimized during the calculation of the switching instants.
Furthermore, the high perfomance digital devices allows the simpler implementation of optimal methods, which can cause their wider spread in practice. Paper [20] demonstrates the use of a digital card flashmemory to follow a preprogrammed optimal PWM pattern.
The authors presented a loss-optimal PWM for the linear modulation region and for the overmodulation region of a 2L-VSI in [21] and [22] , respectively.
The goal of the current paper is to extend the method to three-level voltage source inverter (3L-VSI) for the whole modulation region. In the literature, to calculate optimal switching angles quarter-wave symmetry is typically assumed and the switching angles are calculated for 0 − π 2 range [2], [3] , [7] , [11] , [16] , [17] , [19] . In the current paper 60 • vector (voltage, current, etc.) symmetry will be assumed and the angles are calculated only for the 0 − π 6 intervallum. It results considerably less computational effort at the same pulse ratio as the number of varying switching angles is less.
The calculation results will be demonstrated by using an NPC type three-level inverter, but it can be easily adopted to any other three-level topology, like CHB or Active NPC. Figure 1 shows the three-level NPC topology with the possible transistor switch states for one phase and the output voltage vectors for the 0 − π 3 intervallum (sector 1). II. THEORETICAL BACKGROUND Generally the U 1 peak of the output voltage of a 3L-VSI is expressed with the so-called modulation index m = U 1 /U 1max . U 1max is the maximum output phase voltage of a 3L-VSI U 1max = 4U DC /π, where 2U DC is the DC-link voltage of the NPC inverter (see Fig.1 (a)).
A. Loss-factor
The harmonic losses of an induction machine can characterized by the loss-factor [14] , [22] , which can be calculated as follows
where i s,ν and U s,ν are the stator current and voltage harmonics of the order ν, respectively. σL s is the stator transient inductance, where σ = 1−L 2 m /(L s L r ), where L s , L r and L m are the stator, rotor and the mutual inductance, respectively. Ψ s is the rms value of the stator flux. In (1) all the values are in pu system and it was assumed that the machine operates at its rated stator flux. In opposite case (1) should be multipled by Ψ 2 s /Ψ 2 rated . Later on, we will use the relative loss-factor K Ψ = K Ψ /0.00215, where K Ψ = 0.00215 is the loss-factor of the inverter operating in six-step mode, when m = 1 [22] . In practice it is desirable to obtain a K Ψ loss-factor value lower than 0.1. In this case the effect of the harmonic losses can be neglected and the underrating or additional cooling of the machine is not necessary.
B. Waveform Quality
In the current paper the optimization is elaborated for the lowest loss-factor, which is proportional to the square of rms value of current harmonics (see (1) ). In most cases the optimization is done to minimize the THD in line current [10] , where I T HD is defined as
. As I T HD depends on machine parameters, another quantity, the weighted THD of the voltage V W T HD is introduced as a performance index of PWM strategies [10] , [15] .
is the square root of the loss-factor.
In paper [18] the so-called d distortion factor is minimized to obtain optimal pulse pattern. The distortion factor is the square root of the relative loss factor as d = √ K Ψ . Later on, not only the relative loss-factor, but the value of I T HD , V W T HD and d are used in some cases as well to indicate the performance of the optimal PWM technique to be able to compare results with those obtained in other papers. Where V W T HD or d are not given directly, they can be calculated easily using the equations above.
III. LOSS OPTIMIZED PWM FOR THREE-LEVEL INVERTER
To goal of the optimization is to find the minimum of the following constrained nonlinear multivariable function
where Ψ s,1 is the value of the fundamental stator flux in per unit, and it was assumed that, the machine operates at its rated stator flux. F depends on θ i switching (commutation) angles and on λ. The computation starts from a given value of modulation index m, λ and a selected voltage vector sequence as well as initial switching angles. The calculation was done by using numeric methods and by utilizing the fmincon() in-built function of MATLAB. All the equations and constraints required to carry out the optimization are given in the Appendix. Due to the symmetry of vector paths computations should be performed only for 0 ≤ ω 1 t ≤ π/6 sector. In this sector only voltage vectors
, and zero voltage vectors U 0 can be used for optimal PWM.
In the case of three-level inverters the modulation region can be divided into three regions from calculation point of view. In the first region (0 < m < 0.453, see Fig.1 (b)) U I , U II and U 0 voltage vectors can only be used for optimal PWM. Neither U V II or U V III voltage vectors can improve the performance in this region. In the second region (0.453 < The number of switching per transistor during one fundamental period is denoted by γ. For a given γ the number of applying voltage vectors in 1/12 th of fundamental period (0 − π 6 intervallum) is κ = (γ + 1). The total number of switching angles in 1/12 th of fundamental period is (γ + 2). As θ 1 = 0 and θ γ+2 = π/6, the number of varying switching angles is γ. During the optimization, a minimum duration for each voltage vector, denoted as θ min , is defined to ensure a minimum on time and off time of the power semiconductor switches. Thus, between two consecutive switching angles the following constraint is used:
For demonstration purpose, Fig.2 (a) (m = 0.25) and 2(b) (m = 0.65) present for γ = 11 the optimal voltage vector sequence, the time function of the real part of the stator voltage ((Re{U s }/(4/3U DC )) and the trajectory of the stator flux by neglecting the stator resistance for the first and the second region, respectively. The switch states of the phases are also denoted. The optimal voltage vector sequence for the 0 − π 6 intervallum at m = 0.25 is (see Fig.2 
For m = 0.65 it is (see Fig.2 
As it can be seen the number of voltage vectors in the 0− π 6 region is κ = γ +1 = 12, the total number of switching angles is γ + 2 = 13.
As it was mentioned before, due to the symmetry of vector paths, computations were performed only for the 0 − π 6 intervallum and the voltage vectors are always given for this range. However, the voltage vector sequence for the π 6 − π 3 intervallum as well as for other sectors can be easily determined from symmetry. For example voltage vector sequence for the π 6 − π 3 intervallum for m = 0.25 and for m = 0.65
For carrier based PWM modulation techniques or SVM, the ratio between the switching frequency f c and the fundamental frequency 
(e) γ = 13 Fig. 3 . Loss factor K Ψ as the function of the modulation index m and the optimal voltage vector sequences in the 0 ≤ ω 1 t ≤ π/6 sector calculated as (2γ + 1)f 1 . Thus, the equivalent frequency or pulse ratio can be given as 2γ + 1.
One of the most crucial part in the optimization is to select the proper voltage vector sequence. As it will be presented in the next section different combination provides the optimal performance at different γ and m values. By using unproper voltage vector sequence the loss-factor can be considerably higher.
IV. CALCULATION RESULTS
The K Ψ loss-factor as the function of the modulation index for γ = 5, 7, 9, 11 and 13 are presented in Fig.3 , where θ min is selected to be 0.0065 rad, which results a few µs minimum on time even for high fundamental frequencies.
For better representation of the results, the curves are plotted for three different range of m with different vertical axis scale. From the different possible voltage vector sequences, on the basis of reasonable considerations and computations, the one with the lowest loss-factor have been selected. The voltage vector sequences are marked on the figures with circled numbers (1, 2, 3...). The optimal voltage vector sequences are given at the right side of the figures for the 0 ≤ ω 1 t ≤ π/6 sector. The borders of different range of voltage vector sequences are denoted by red circles on the figures.
As it can be seen at very low m values the loss factor is very large. It can be even larger than the loss factor belonging to the square wave mode of operation, where K Ψ = 1. In the m < 0.45 region by increasing m the loss factor reduces at the same γ. Furthermore, in this part of the modulation range the loss-factor can be drastically reduced by increasing γ.
In the middle part of the modulation range 0.45 < m < 0.6 a very low loss-factor can be obtained by using optimal voltage vector sequences which utilize voltage vector U V III . Naturally, by increasing γ the loss-factor is reduced even in this part of the modulation range. However, it can be concluded it is not worth to increase γ in this part of the modulation range, as a good harmonic performance (K Ψ < 0.1) can be obtained even at low γ values.
As it was mentioned previously in the upper part of the modulation range (m ≥ 0.6) it is not worth to use zero voltage vectors and U II . In this part of the modulation range up to m ≈ 0.9 the loss-factor decreases by increasing m. Furthermore, the loss factor can be reduced by increasing γ as well. Above m = 0.9 the loss factor starts to increase drastically and it cannot be reduced significantly by increasing γ. For m > 0.95 only voltage vectors U V II and U V III should be used.
V. SIMULATION AND EXPERIMENTS

A. Simulation analysis
To verify the calculation results presented previously a complete NPC inverter were built using Matlab/Simulink. The inverter supplied a high speed induction machine with rated speed 18 krpm (f 1 = 300 Hz). The main parameters of the machine are: power: P N = 3 kW, U LL,RM S = 380V, f 1N = 300 Hz, R S = 1.125Ω, R R = 0.85Ω, X LS = 4.71Ω and X LR = 2.63Ω, X m = 84.82Ω (all reactance are at rated frequency), number of pole pairs is p = 1.
The DC link voltage of the inverter was selected to be 2U DC = 540V. The rated frequency of the machine is reached at m = 0.907. The voltage of the machine is controlled in open loop by keeping the stator flux constant (U 1 /f 1 =const).
The simulated trajectories of the stator flux vector and the stator current vector for optimal PWM are shown in Fig.4(a) (m = 0.25, f 1 = 82.7 Hz), Fig.4(b) (m = 0.55, f 1 = 182 Hz) and Fig.4(c) (m = 0.65, f 1 = 215 Hz) when γ = 11. For a better comparison, the same results were depicted also for SVM on Fig.4(d) , Fig.4(e) and Fig.4(f) . The frequency ratio for SVM was m f = 2γ + 1 = 23 to obtain the same number of switching over one fundamental period.
The value of the loss-factor K Ψ , V W T HD , d and the I T HD are depicted on the Figures. The simulations were carried out both at no-load and at rated load (M load = 1.5 Nm). Generally the no-load I T HD is considered as performance index, since this represents the worst case [15] as the value of the noload current should be substituted for the denominator of the equation.
The simulation results demonstrate that, the simulated value of K Ψ is the same as the calculated one. As it can be seen for optimal PWM, the stator current and flux vector have a six sided symmetry. It can be concluded the optimal PWM has a better harmonic performance at the same number of switching than the SVM.
The switching loss caused by the optimal PWM technique was also investigated. A detailed loss estimator algorithm of power semiconductor devices, which takes into consideration the temperature dependency as well, was implemented in Matlab/Simulink. During the simulation the parameters of STGF19NC60KD IGBT and MUR1640CT diode were used, as the same devices were available in the laboratory setup.
The distribution of the simulated switching losses in per unit in one phase leg can be seen on Fig.5 for optimal PWM (left column) at rated load at m = 0.25, m = 0.55 and m = 0.65, when γ = 11 . The base value for the per unit is the actual output mechanical power. For the better comparison the results obtained by SVM is also denoted (right column). As it can be seen not only the harmonic loss is smaller for optimal PWM, but the switching losses is also slightly reduced. As it can be seen the loss distribution among the semiconductor devices at low m value (see m = 0.25 on Fig.5 ) is considerably different for optimal PWM and SVM.
B. Experiments
A low power NPC type inverter was built in the laboratory to demonstrate the performance of the optimal PWM techniques. As it was mentioned previously STGF19NC60KD IGBT and MUR1640CT diodes were used to built the inverter.
The optimal PWM technique was implemented on a 32-bit DSP (TMS320F28379D). The duration of the voltage vectors (difference between two consecutive switching angles) divided by 2π is saved in Look-up table (LUT) as the function of m and γ. In this way the same array can be used for different f 1 fundamental frequencies.
For simplicity the measurement was carried out using a lower DC bus voltage 2U DC = 120V and lower stator frequencies to obtain rated stator flux.
The measured time function of the real and imaginary component of the output voltage space vector, the harmonic spectra of the phase voltage and trajectories of the stator flux vector at m = 0.25, m = 0.55 and m = 0.65 are shown in Fig.6 . The value of the measured loss-factor K Ψ , V W T HD and d are depicted in the captions. The measurements were carried out at no-load.
The experimental results demonstrate that, the measured value of K Ψ , V W T HD and d is practically the same as the calculated and simulated one. As it can be seen, the stator flux vector has a six sided symmetry and it is very similar to the simulated one presented previously. The harmonic spectra of the phase voltage shows that, the optimal PWM technique has a good harmonic performance.
The authors intend to carry out further laboratory measurements at higher frequencies, which will be presented in another paper.
VI. CONCLUSIONS
An optimal PWM technique for three-level inverter was introduced in the paper, which can be applied to supply high speed drives at low pulse ratio. The optimization is done to obtain the lowest loss-factor. The optimization was carried for the whole modulation region for γ = 5, 7, 9, 11 and 13. The value of the loss-factor as well as the optimal voltage vector sequences as the function of γ and the modulation index m were presented in the paper. The results of computations were checked by simulation and experimental tests. where m = U1/U1,max is the modulation index, κ = (γ + 1) and The square of the stator flux can be calculated as
where Ψsα and Ψ sβ are the real and imaginary components of the stator flux vector, respectively (see Fig.2 ). Ψ 2 can be derived by using partial integration as Ψsα,i and Ψsα,i is the value of the real and imaginary components of the stator flux vector at the end of applying i th voltage vector (see Fig.2 ). Uα,i and U β,i are the real and imaginary components of the i th voltage vector. It should be noted, the equations can be adopted to multilevel inverters with higher number of voltage levels by defining the possible value of Uα,i, U β,i and |SV |i output voltage vector components.
Constraints:
To minimize an objective function applying numeric methods inequality or equality constraints should defined. In the paper the following constraints are used for the switching angles θ1 = 0 θi+1 > θi + θmin i = 1, 2..κ θκ = π/6
where θmin is a constant value to define a minimum duration of the i th voltage vector, thus ensure a minimum on time and off time of the power semiconductor switches.
